

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 05-267597

(43)Date of publication of application : 15.10.1993

(51)Int.Cl.

H01L 27/088

H01L 27/092

(21)Application number : 04-064455

(71)Applicant : NEC CORP

(22)Date of filing : 23.03.1992


(72)Inventor : IKEBE HISAKI

(54) MOS TRANSISTOR FOR INPUT/OUTPUT PROTECTIVE DEVICE

(57)Abstract:

PURPOSE: To suppress the generation of a PN junction breakdown by forming a diffused drain layer between gate electrodes divided into two and by forming insular conductor films of the same material as that of the gate electrodes in positions separated from the gate electrodes.

CONSTITUTION: A gate electrode 4a composed of polycrystalline silicon film is divided into two and a diffused drain layer 17a is formed between gate electrodes. Then, insular conductive films(polycrystalline silicon islands) 14 surrounded by the diffused drain layer 17a are formed of the same material as that of the gate electrodes in positions separated from the gate electrodes 4a. Thus, the length of the boundary between the gate electrodes 4a and diffused drain layer 17a composed of polycrystalline silicon film can be enlarged and a substrate current becomes higher even if the diffused drain layer is LDD structure so that it is possible to suppress the generation of a junction breakdown.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's

Searching PAJ

페이지 2 / 2

decision of rejection]

[Date of extinction of right]

Copyright (C): 1998,2003 Japan Patent Office